[nsp] VIP4-50 speed

From: Charlie Watts (cewatts@frontier.net)
Date: Sun Jun 17 2001 - 18:22:54 EDT

Next message: El Abadila Lemrabott: "[nsp] ios image release 12.0.7T"
Previous message: Roland Dobbins: "[nsp] Experiences with minimal BGP flap-dampening parameters?"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Mail actions: [ respond to this message ] [ mail a new topic ]

I have two VIP4-50's in a 7507.

It appears that they are running at different speeds, neither of which is
what the Cisco documentation claims.

One at 166mhz, one at 208mhz.

Yet http://www.cisco.com/univercd/cc/td/doc/pcat/vr____i2.htm claims that
it should be 250mhz.

1. Is that Cisco web page inaccurate?
2. Why are they both running at different speeds?

Thanks ...

A 'sh ver' from each VIP follows:

VIP-Slot1#sh ver
Cisco Internetwork Operating System Software
IOS (tm) VIP Software (SVIP-DW-M), Version 12.2(1), RELEASE SOFTWARE (fc2)
Copyright (c) 1986-2001 by cisco Systems, Inc.
Compiled Fri 27-Apr-01 06:33 by cmong
Image text-base: 0x60010950, data-base: 0x603C0000

ROM: System Bootstrap, Version 12.0(20000411:193427)
[kwochan-dk75005_V120_10_S 103], DEVELOPMENT SOFTWARE

VIP-Slot1 uptime is 2 hours, 5 minutes
System returned to ROM by power-on
Running default software

cisco VIP4-50 RM5271 (RM5271-166MHz) processor (revision 0x02) with 65536K
bytes of memory.
Processor board ID 00000000
R527x CPU at 166Mhz, Implementation 40, Rev 10.0
1 FastEthernet/IEEE 802.3 interface(s)
1 Serial network interface(s)

Configuration register is 0x0

VIP-Slot4#sh ver
Cisco Internetwork Operating System Software
IOS (tm) VIP Software (SVIP-DW-M), Version 12.2(1), RELEASE SOFTWARE (fc2)
Copyright (c) 1986-2001 by cisco Systems, Inc.
Compiled Fri 27-Apr-01 06:33 by cmong
Image text-base: 0x60010950, data-base: 0x603C0000

ROM: System Bootstrap, Version 12.0(20000411:193427)
[kwochan-dk75005_V120_10_S 103], DEVELOPMENT SOFTWARE

VIP-Slot4 uptime is 2 hours, 6 minutes
System returned to ROM by power-on
Running default software

cisco VIP4-50 RM5271 (RM5271-208MHz) processor (revision 0x02) with 65536K
bytes of memory.
Processor board ID 00000000
R527x CPU at 208Mhz, Implementation 40, Rev 10.0
1 FastEthernet/IEEE 802.3 interface(s)
4 Serial network interface(s)
8 Channelized T1/PRI port(s)

Configuration register is 0x0

-- 
Charlie Watts
cewatts@frontier.net                                Frontier Internet
Systems Janitor and Network Plumber           http://www.frontier.net/

Next message: El Abadila Lemrabott: "[nsp] ios image release 12.0.7T"
Previous message: Roland Dobbins: "[nsp] Experiences with minimal BGP flap-dampening parameters?"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Mail actions: [ respond to this message ] [ mail a new topic ]

This archive was generated by hypermail 2b29 : Sun Aug 04 2002 - 04:12:42 EDT