[c-nsp] Troubleshooting Lag between GigE interfaces
Rodney Dunn
rodunn at cisco.com
Thu Sep 23 11:47:52 EDT 2004
On Thu, Sep 23, 2004 at 11:36:16AM -0400, Paul Stewart wrote:
> On Thu, 2004-09-23 at 11:22, Rodney Dunn wrote:
> > That traffic hitting the input queue should ONLY
> > be traffic destined to/from the router.
> >
> > What is the background interrupt level CPU traffic
> > on the RSP?
> >
>
> How can I tell this? Sorry but I can do a "sh proc cpu" and get this:
>
> CPU utilization for five seconds: 14%/10%; one minute: 20%; five
> minutes: 21%
>
> But I don't believe that's what you're after..:)
That tells you that 10% of the overall 14% CPU usage is
spent under interrupt level and we do 3 things under interrupt
level:
a) switch packets
b) do alignment corrections
c) d spurious access corrections
if 'sh align' is clean then it's packet switching. Which
makes sense based on your 'sh int stat' output.
If all packets on a 75xx running dCEf are distributed switched
the RSP CPU will be at 0% under interrupt level.
>
> Paul
>
More information about the cisco-nsp
mailing list