<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=us-ascii">
<meta name=Generator content="Microsoft Word 12 (filtered medium)">
<style>
<!--
/* Font Definitions */
@font-face
{font-family:"Cambria Math";
panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
{font-family:Calibri;
panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
{font-family:Tahoma;
panose-1:2 11 6 4 3 5 4 4 2 4;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
{margin:0in;
margin-bottom:.0001pt;
font-size:12.0pt;
font-family:"Times New Roman","serif";}
a:link, span.MsoHyperlink
{mso-style-priority:99;
color:blue;
text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
{mso-style-priority:99;
color:purple;
text-decoration:underline;}
span.EmailStyle17
{mso-style-type:personal-reply;
font-family:"Calibri","sans-serif";
color:#1F497D;}
.MsoChpDefault
{mso-style-type:export-only;}
@page Section1
{size:8.5in 11.0in;
margin:1.0in 1.0in 1.0in 1.0in;}
div.Section1
{page:Section1;}
-->
</style>
<!--[if gte mso 9]><xml>
<o:shapedefaults v:ext="edit" spidmax="1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext="edit">
<o:idmap v:ext="edit" data="1" />
</o:shapelayout></xml><![endif]-->
</head>
<body lang=EN-US link=blue vlink=purple>
<div class=Section1>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'>Did you put a hardware loop past the smartjack that they ran to?
If they run a loop to you do you run clean? <o:p></o:p></span></p>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'><o:p> </o:p></span></p>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'>I’ve seen tests to SmartJack pass, but then to loopback plug
past the SmartJack fail. One time the wiring on a SmartJack was wrong pins but
yet it passed all tests as clean but had serious problems.<o:p></o:p></span></p>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'><o:p> </o:p></span></p>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'>Make them replace the SmartJack even if tests pass.<o:p></o:p></span></p>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'>Replace the VWIC2-MFT card.<o:p></o:p></span></p>
<p class=MsoNormal><span style='font-size:11.0pt;font-family:"Calibri","sans-serif";
color:#1F497D'><o:p> </o:p></span></p>
<div style='border:none;border-top:solid #B5C4DF 1.0pt;padding:3.0pt 0in 0in 0in'>
<p class=MsoNormal><b><span style='font-size:10.0pt;font-family:"Tahoma","sans-serif"'>From:</span></b><span
style='font-size:10.0pt;font-family:"Tahoma","sans-serif"'>
cisco-voip-bounces@puck.nether.net [mailto:cisco-voip-bounces@puck.nether.net] <b>On
Behalf Of </b>Cheng<br>
<b>Sent:</b> Thursday, June 19, 2008 10:48 PM<br>
<b>To:</b> cisco-voip@puck.nether.net<br>
<b>Subject:</b> [cisco-voip] Slip secs on E1 interface(urgent help please!!!)<o:p></o:p></span></p>
</div>
<p class=MsoNormal><o:p> </o:p></p>
<p class=MsoNormal><o:p> </o:p></p>
<div>
<p class=MsoNormal style='margin-bottom:12.0pt'><br>
Hi <br>
We got a E1 interface connected to a ISDN onramp-10 service. We identified a
lot of slip secs on the E1 interface which caused the fax fails.<
network-clock-participate wic 1> and <network-clock-select 1 E1
0/1/0> commands are already configured on the voice gateway. Had the carrier
did a remote loopback test(they did the test without attending the site, I
don't know how they did the test) and they advised the service is fine.<br>
Any ideas what the problem would be?<br>
<br>
Thanks a lot.<br>
<br>
<br>
#sh controller e1<br>
E1 0/1/0 is up.<br>
Applique type is Channelized E1 - balanced<br>
Description: Link to Onramp10<br>
No alarms detected.<br>
alarm-trigger is not set<br>
Version info Firmware: 20051006, FPGA: 20, spm_count = 0<br>
Framing is CRC4(Australia), Line Code is HDB3, Clock Source is Line.<br>
CRC Threshold is 320. Reported from firmware is 320.<br>
Data in current interval (568 seconds elapsed):<br>
0 Line Code Violations, 0 Path Code Violations<br>
51 Slip Secs, 0 Fr Loss Secs, 0 Line Err Secs, 0
Degraded Mins<br>
51 Errored Secs, 0 Bursty Err Secs, 0 Severely Err
Secs, 0 Unavail Secs<br>
Total Data (last 24 hours)<br>
0 Line Code Violations, 0 Path Code Violations,<br>
7856 Slip Secs, 0 Fr Loss Secs, 0 Line Err Secs, 0
Degraded Mins,<br>
7856 Errored Secs, 0 Bursty Err Secs, 0 Severely Err
Secs, 0 Unavail Secs<br>
<br>
<o:p></o:p></p>
</div>
<p class=MsoNormal><o:p> </o:p></p>
</div>
</body>
</html>
<HTML><BODY><P><hr size=1></P>
<P><STRONG>
Disclaimer:
This e-mail communication and any attachments may contain confidential and privileged information and is for use by the designated addressee(s) named above only. If you are not the intended addressee, you are hereby notified that you have received this communication in error and that any use or reproduction of this email or its contents is strictly prohibited and may be unlawful. If you have received this communication in error, please notify us immediately by replying to this message and deleting it from your computer. Thank you.
</STRONG></P></BODY></HTML>