[nsp] 7200 NPE-G1 and GE performance

Brad Bonin brad at cisco.com
Fri May 16 13:54:09 EDT 2003


The whitepaper via the URL below provides a good review of the NPE-G1
architecture, PCI bus usage, and BW points.

http://www.cisco.com/en/US/partner/products/hw/modules/ps3931/products_w
hite_paper09186a00800c6bdd.shtml

brad

-----Original Message-----
From: cisco-nsp-bounces at puck.nether.net
[mailto:cisco-nsp-bounces at puck.nether.net] On Behalf Of Gert Doering
Sent: Friday, May 16, 2003 8:20 AM
To: Sharan Harkisoon
Cc: Gert Doering; cisco-nsp at puck.nether.net; Tomas Daniska
Subject: Re: [nsp] 7200 NPE-G1 and GE performance


Hi,

On Fri, May 16, 2003 at 09:04:29AM -0400, Sharan Harkisoon wrote:
> The i/o controller slot shares the left backplane.  So if you have a 
> 2FE controller, that takes 400 of the 600 points on the left 
> backplane.

That is true for all smaller NPEs.  But as you quoted below, Cisco
claims that the NPE-G1 does it differently:

--------- snip -------------
> > > > Bandwidth
> > > > The NPE-G1 uses no bandwidth points, and when used with any
> > > I/O controller,
> > > > the I/O controller also uses no bandwidth points.
--------- snip -------------

So are you claiming that you have evidence that this is not true, or
did you just mix up different NPEs?

gert
-- 
Gert Doering
Mobile communications ... right now writing from * RIPE45 Barcelona *
_______________________________________________
cisco-nsp mailing list  cisco-nsp at puck.nether.net
http://puck.nether.net/mailman/listinfo/cisco-nsp
archive at http://puck.nether.net/pipermail/cisco-nsp/



More information about the cisco-nsp mailing list