[c-nsp] C3560X Layer 3 throughput

[Adam Baxter]

Looks normal to me. your interrupt is only 6% ~ .

they sit around 50%~ CPU. It will not cause any problems.

This is of my 3750x Switches.

CPU utilization for five seconds: 54%/4%; one minute: 48%; five minutes: 47%

Take a look at the following.

http://www.cisco.com/c/en/us/td/docs/switches/lan/catalyst3750/software/troubleshooting/cpu_util.html#wp999591

"We consider anything below 50 percent CPU utilization to be acceptable. A
sustained level of approximately 50 percent, such as this example, is also
acceptable."

Regards,

Adam.

On 17 February 2016 at 04:59, David Wilkinson <cisco-nsp at noroutetohost.net>
wrote:

> CEF is enabled, it was the first thing I checked.
>
>
> On 16/02/2016 18:17, Hunter Fuller wrote:
>
>> Don't worry about that kind of cpu on these boxes. We have dozens in
>> production doing only layer 2 traffic and we see usage like this:
>>
>> CU234C3560XU01#show proc cpu | inc CPU
>> CPU utilization for five seconds: 41%/6%; one minute: 40%; five minutes:
>> 40%
>>
>> CCRH120C3560XU01#show proc cpu | incl CPU
>> CPU utilization for five seconds: 43%/3%; one minute: 39%; five minutes:
>> 36%
>>
>> CV108c3560Xu01#show proc cpu | incl CPU
>> CPU utilization for five seconds: 48%/10%; one minute: 43%; five minutes:
>> 41%
>>
> Is that with high levels of throughput?
> This one is doing layer 3 routing.
>
>
> On 16/02/2016 18:35, Octavio Alvarez wrote:
>
>> On 02/16/2016 03:53 AM, David Wilkinson wrote:
>>
>>> Hi all,
>>>
>>> What is the real world expected throughput on the C3560X devices when
>>> doing basic Layer 3 routing?
>>> We have a customer who has a couple of these and are doing around
>>> 50-60Mpbs, around 10Kpps and is hitting around 50% CPU and we are
>>> wondering if this is normal for these switches as it seems a little high
>>> to us.
>>>
>>> The configuarion is very basic, couple of VLANs, HSRP and a static route
>>> providing a default route upsteam.
>>>
>>> Is this normal for the WS-C3560X-24?
>>>
>> What is the process at fault? (show proc cpu sort and check the first
>> lines).
>>
> It is mostly interrupt.
>
>
>
> _______________________________________________
> cisco-nsp mailing list  cisco-nsp at puck.nether.net
> https://puck.nether.net/mailman/listinfo/cisco-nsp
> archive at http://puck.nether.net/pipermail/cisco-nsp/
>