[c-nsp] ISR 4451-X route table size

Šturmankin Miroslav miroslav.sturmankin at swan.sk
Thu Jan 15 06:32:43 EST 2015

Yes, indeed. It has 4-core control CPU (although only first core is for control plane, rest is for services plane) and 10-core CPU for data plane.

See following pdf, page 41

Regards/S pozdravom,

Miro Sturmankin

-----Original Message-----
From: cisco-nsp [mailto:cisco-nsp-bounces at puck.nether.net] On Behalf Of Fernando García Fernández
Sent: Thursday, January 15, 2015 12:07 PM
To: cisco-nsp at puck.nether.net
Subject: Re: [c-nsp] ISR 4451-X route table size

HI Gert

> El 15/1/2015, a las 11:37, Gert Doering <gert at greenie.muc.de> escribió:
> Hi,
> I tend to make the distinction at "there's a general purpose CPU that 
> handles data plane and control plane" vs. "the general purpose CPU 
> does control plane, and dedicated 'magic stuff' handles packet 
> forwarding" - which would make the 4451 "software" and the ASR1k 
> "hardware”…

Interesting your distinction because Cisco says that the 4451:
"The product’s innovative hardware design splits the control and data planes between two multi-core CPUs”


"	• High-quality user experience
During peak loads, the multi-core CPU architecture running Cisco IOS-XE can enable resiliency by using separate control and data services planes.”

I’m not sure about it but it seems (just impression) that one cpu executes IOS and other do the packet managing i.e. magic stuff...

cisco-nsp mailing list  cisco-nsp at puck.nether.net https://puck.nether.net/mailman/listinfo/cisco-nsp
archive at http://puck.nether.net/pipermail/cisco-nsp/

More information about the cisco-nsp mailing list